Abstract-A method of synthesis of modulo three adders for the case of data representation in posi tional codes is presented. The method is oriented to the construction of two level circuits consisting of OR elements and exclusive OR elements with given thresholds. The method is generalized to the realization of the operation ±X 1 ±X 2 … ±X n = S (mod 3). A logical circuit of an adder with a controlled input is suggested such that the value of one of the digits of the result of the summation is realized on its single output.
INTRODUCTION
It is known [1, 2] that the use of modular arithmetic allows us to significantly raise the velocity of dis crete information processing owing to the parallelization of the processing procedure. This parallelization frequently depends on the depth of the logical circuit. The apparatus of modular arithmetic is widely used, in particular, when designing systems based on crystals. Hence, the increased effectiveness of such appli cations centers around the development of libraries for computing devices that contain modular arith metic equipment (designed for the realization of basic arithmetical operations, including summation over the given module) [2, 3] .
By now, a number of methods for the synthesis of modular arithmetic equipment are known. Among them we note the following: in [4] , a method for the synthesis of adders based on the application of the principle of local coding for symmetric Boolean functions is presented taking into account the commuta tivity of the summation operation; the method of block structural synthesis [5] is oriented to the synthesis of devices meant for the calculation of arithmetical operations that are superpositions of the summation and multiplication operations over the given module. Patents for invention of the Belorussia Republic [6] [7] [8] [9] have been obtained for some logical circuits of modulo three adders synthesized using the methods from [4, 5] .
In the present paper, a problem of synthesis of n operand module three adders is considered provided that the data are presented in a positional code. The development of the analytical formulas for the assign ment of the function for the adder's output is based on the properties of the application of symmetric Boolean functions. The schematic realization of the adder expects the use of the logical elements OR and exclusive OR with various thresholds.
MAIN NOTIONS AND DEFINITION
Let C(n, 3) be an adder designed for the calculation (realization) of the arithmetic operation X 1 + X 2 + … + X n = S (mod 3) with the condition that the input operands X 1 , X 2 , …, X n and the output operand S are presented in positional codes, i.e., where X 1 , X 2 , …, X n , S ∈ {0, 1, 2} and …, s 1 , s 2 ∈ {0, 1}.
The adder C(n, 3) has 2n inputs, such that the values of the input variables …, are fed to it, and two outputs, such that the values of the low order digit s 1 and the high order digit s 2 of the result of the implementation of the adding operation
are realized on them.
As usual, a symmetric Boolean function F = F(x 1 , x 2 , …, x n ) is considered to mean a function that does not change its value with any permutation of the variables. The main property of the function F is as fol lows: if the function F takes the unit value on any tuple of values of n variables that contains a(0 ≤ a ≤ n) units, then the function F also takes the value equal to 1 on any other tuple with the same number a of units. Such a value a is said to be an effective number of the function F. In the general case, a symmetric Boolean function F = F(x 1 , x 2 , …, x n ) is liable to have r effective numbers, where 0 ≤ r ≤ n + 1. If r = 1, then a symmetric Boolean function is said to be elementary (or basic) and is denoted by F = (x 1 , x 2 , …, x n ).
The element EXCLUSIVE OR with a threshold a such that the values of the variables x 1 , x 2 , …, x n are fed to its n inputs realizes the function F = (x 1 , x 2 , …, x n ).
ANALYTIC REPRESENTATION OF THE LOGICAL FUNCTIONS S 1 AND S 2
Analytic representations in the form of a disjunction of elementary symmetric Boolean functions depending on 3n variables are valid for the logical functions S 1 and S 2 .
where F = and F = are elementary symmetric Boolean functions depending on the 3n variables …, whose effective numbers are equal to 3i -2 and 3j -1, respectively,
Proof. Let us denote S* = X 1 + X 2 + … + X n , (S* is the arithmetic sum of n numbers). As X 1 , X 2 , …, X n , S ∈ {0, 1, 2}, then we have S* ∈ {0, 1, 2, …, 2n}.
Since S*= S (mod 3) and S = 2s 2 + s 1 , the functions S 1 and S 2 take the unit values if and only if S* ∈ {1, 4, …, 3k 1 -2} and S* ∈ {2, 5, …, 3k 2 -1}, respectively, where k 1 = and k 2 = It follows from here that
The above representations of the logical functions S 1 and S 2 are equivalent to corresponding formulas (1) and (2) .
Let us consider some special cases of the use of Theorem 1. 1) If n = 2, then formulas (1) and (2) are in the form 2) If n = 3, then formulas (1) and (2) take the form 3) If n = 4, then formulas (1) and (2) take the form Theorem 1 cited above is used when describing the method of adders C(n, 3) synthesis on the condition that the input and the output operands are presented in positional codes.
METHOD FOR THE SYNTHESIS OF C(n, 3) ADDERS
The method for the synthesis of C(n, 3) adders is oriented to the application of the logical elements OR and exclusive OR with a given threshold. Logical circuites of C(n, 3) adders synthesized on the basis of the use of formulas (1) and (2) will consist of two parts. These parts are the logical subschemes C 1 (n, 3) and C 2 (n, 3) on the unit output of which the logical functions S 1 and S 2 , respectively, are realized.
The logical subscheme C 1 (n, 3) is synthesized by formula (1) immediately and logical subscheme C 2 (n, 3) synthesized by formula (2) . Both subschemes have two levels. The EXCLUSIVE OR elements with a given threshold form the first levels of the logical circuites C 1 (n, 3) and C 2 (n, 3). The second levels are formed by the logical elements OR.
It should be noted as an exclusion that, if n = 2, then the first level of the subschema C 2 (2, 3) contains only one EXCLUSIVE OR element with the threshold 2, whereas the element OR is lacking.
The first level of the logical subschema
where k 1 = At that, the threshold p of the logical element A i is calculated by the formula p(A i ) = 3i -2, where i = 1, 2, …, k 1 .
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It is appropriate to mark the fact that the schemes C 1 (n, 3) and C 2 (n, 3) contain the same number of logical elements equal to k 1 = k 2 on the condition that n = 3m or n = 3m + 1, where m is a natural number. If n = 3m -1, then k 1 = k 2 +1; i.e., the scheme C 1 (n, 3) has one more logical element as compared with the scheme C 2 (n, 3).
It follows from the method described that the logical circuit of the C(n, 3) adder contains + logical EXCLUSIVE OR elements with different thresholds and two OR elements. At that, the complicity L (by the number of inputs of logical elements) of the logical circuit of the C(n, 3) adder is cal culated by the formula
As an example, the logical circuit of the adder C(3, 3) synthesized on the basis of formulas (1) and (2) in which n = 3 is presented in Fig. 1(a) .
The logical circuit of the C(3, 3) adder contains two OR elements and four exclusive OR elements with the thresholds one, two, four, and five. The complexity of the adder according to the number of inputs of logical elements is equal to L (C(3, 3) ) = 40, whereas the processing speed determined by the depth of the scheme is 2τ, where τ is the averaged delay per one logical element.
DEVICE FOR ADDING AND SUBSTRACTION OF N NUMBERS
The method for the synthesis of the C(n, 3) adder designed for the calculation of the operation X 1 + X 2 + … + X n = S (mod 3) can be generalized to the case of the realization of the operation of the adding and subtraction of n numbers ±X 1 ±X 2 ± … ±X n = S (mod 3) by a device interpreted as an C*(n, 3) adder.
It is known that, for the transformation of X i into -X i , it is necessary to fulfill the commutation of values of the low order digit and the high order digit of the number X i ; i.e., if X i = 2 + then -X i = 2 + where i = 1, 2, …, n. The structure of the logical circuit of the C*(n, 3) adder coincides with the structure of the C(n, 3) adder scheme; i.e., L(C*(n, 3)) = L (C(n, 3) ).
The distinctive feature of the scheme of the C*(n, 3) adder consists in the fact that this scheme has 2n tuning inputs such that the syntonization signals u 1 , u 2 , …, u n come to them. At that, u 2i -1 , u 2i ∈{ }, where i = 1, 2, …, n. If an item X i comes in the expression ±X 1 ±X 2 ± … ±X n = S (mod 3) with the sign "plus," then u 2i -1 = and u 2i = if it comes with the sign "minus," then u 2i -1 = and u 2i = The logical circuit of the C* (3, 3) device is presented in Fig. 1 (b) ; the syntonization table of the logical circuit C* (3, 3) for the realization of the operations ±X 1 ± X 2 ± … ± X 3 = S (mod 3) is shown in Table 1 .
The C*(3, 3) logical circuit is oriented to the realization of any one of eight operations of the type ±X 1 ± X 2 ± X 3 = S (mod 3).
ADDER WITH CONTROL INPUT
Formulas (1) and (2) can be combined by means of the introduction of a binary parameter u as follows: (3) where
.
Using formula (3), we can synthesize the logical circuit of an adder C**(n, 3) with control input. The logical circuit of the adder C**(n, 3) has 2n informational inputs such that the values of the variables ± X 1 ± X 2 ± X 3 (mod 3) …, come to them; it also has one control input to which the value of the control signal u is given, where u ∈ {0, 1}. On the unique output of the scheme C**(n, 3) , the values of the functions S 1 or S 2 are realized (depending on the value of the control sig nal u).
The logical circuit of the C**(n, 3) adder contains k 1 = EXCLUSIVE OR elements and one OR element, whereas its constructive complexity is
The logical circuit of the C**(n, 3) adder is repre sented in Fig. 2 on the condition that n = 3. If u = 1, then the function of the low order digit S 1 of the addi tion result is realized; if u = 0, then the function of the high order digit S 2 of the addition result is realized. Table 2 is the truth table of the functions that are realized on the output of the adder C**(3, 3) depending on the value of the control signal u. CONCLUSIONS The method for the synthesis of n operand adders modulo 3 given in the article allows us to synthesize logical circuites of adders that contain OR and exclusive OR elements with different thresholds. The main advantage of the schemes synthesized is their high operating speed, which is defined by their depths (num ber of levels). Moreover, the synthesized schemes of C(n, 3), C*(n, 3), and C**(n, 3) adders have relatively small structural complexity, which is defined by the sum of the inputs of the logical elements constituting the corresponding schemes.
It should be noted that the computational devices that are synthesized using the method suggested in the paper are single type. This, in turn, raises the uniformity of the modular structure as a whole and allows calculating using one and the same equipment for different values of the module [4] . The use of the described method for the synthesis of modular arithmetic devices allows us to obtain schemes that favorably differ from the analogues (by complexity and depth) obtained with the help of known CAD systems [10] .
In the future, the suggested method for the synthesis of logical circuites of devices realizing the opera tions X 1 + X 2 + … + X n = S (mod 3) and ±X 1 ±X 2 ± … ± X n = S (mod 3) can be generalized for the case of the realization of addition and subtraction operations for n operands over an arbitrary modulo p.
